Bilevel Architecture for High-Throughput Computing
نویسندگان
چکیده
We have prototyped and analyzed design of a novel approach for the high throughput computing – a core element for the emerging HENP computational grid. Independent event processing in HENP is well suited for computing in parallel. The prototype facilitates use of inexpensive mass-market components by providing fault tolerant resilience (instead of the expensive total system reliability) via highly scalable management components. The ability to handle both hardware and software failures on a large dedicated HENP facility limits the need for user intervention. A robust data management is especially important in HENP computing since large data-flows occur before and/or after each processing task. The architecture of our active object coordination schema implements a multi-level hierarchical agent model. It provides fault tolerance by splitting a large overall task into independent atomic processes, performed by lower level agents, synchronizing each other via a local database. Necessary control functions performed by higher level agents interact with the same database thus managing distributed data production. The system has been tested in production environment for simulations in the STAR experiment at RHIC. Our architectural prototype controlled processes on more than a hundred processors at a time and has run for extended periods of time. Twenty terabytes of simulated data have been produced. The generic nature of our two level architectural solution for the fault tolerance in distributed environment has been demonstrated by its successful test for the grid file replication services between BNL and LBNL.
منابع مشابه
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is mini...
متن کاملA novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is mini...
متن کاملA Mobile and Fog-based Computing Method to Execute Smart Device Applications in a Secure Environment
With the rapid growth of smart device and Internet of things applications, the volume of communication and data in networks have increased. Due to the network lag and massive demands, centralized and traditional cloud computing architecture are not accountable to the high users' demands and not proper for execution of delay-sensitive and real time applications. To resolve these challenges, we p...
متن کاملPerformance as a function of compression
as a tunction c ot compresslon This paper discusses the performance of bilevel-image arithmetic coders, ABIC and JBIG, and Lempel-Ziv string compressors, ALDC and BLDC. Images are analyzed for typical and worst-case throughput and latency as a function of compression. A relationship between the compressibility of an image and the throughput performance of the compression algorithm is demonstrat...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کامل